

JC14 Rec'd PGT/PTD 0 8 JUL 2005

## Description

Organic field effect transistor and integrated circuit

5

The invention relates to an organic field effect transistor (OFET) and/or to an organically based integrated circuit having a high switching frequency.

10 Organically based integrated circuits having a ring oscillator layout, for example, are known, the layout not being optimized at all, however, as regards the switching frequency of organic circuits (W. FIX et al., Appl. Phys. Lett., 81, 1735 (2002)).

15

The disadvantage of the known layout for organic electronics is that no organic interconnects are provided.

20 The circuit layouts from silicon electronics cannot be adopted easily since adapted layouts are required on account of the special electrical properties of the organic materials. The interconnect resistance thus plays virtually no role in conventional integrated  
25 circuits since use is made of metals which have a negligibly small resistance in comparison with organic conductors. If organic interconnects are used, the width and length of these interconnects and the arrangement of the individual components play an  
30 important role.

In an effort to provide a digital circuit based on organic electronics, the object is to redesign the basic modules of all digital circuits such as a  
35 transistor, an inverter and a NAND or NOR gate and to provide a suitable layout for them.

The invention therefore relates to an organic field effect transistor, which comprises at least a first

electrode layer having source and drain electrodes, a semiconducting layer, an insulator layer and a second electrode layer, and in which one of the electrodes (source or drain) in the first electrode layer  
5 surrounds the respective other electrode in a two-dimensional manner with the exception of one side or location (the connection side or location) of this electrode, with the result that a current channel, which begins and ends on one side or at one location of  
10 an electrode of the first electrode layer, can be formed.

In this case, layout is understood as meaning the form and arrangement of the electrodes, interconnect  
15 crossover points and through-contacts (=vertical connection of interconnects which are situated in different planes). The layout determines series resistances and parasitic capacitances which have a substantial effect on the switching speed and also on  
20 the functionality of the integrated circuit.

In accordance with one embodiment of the invention, the source electrode bounds the drain electrode of each organic field effect transistor (OFET) used on three  
25 sides and the respective electrode that is surrounded, the drain electrode (the drain and source may, of course, also be interchanged), is then open only on one side and has a connection only on one side, that is to say the current channel, which is formed after the gate  
30 voltage has been applied, begins and ends on the same side of the electrode (the connection side) and is, for example, u-shaped or meandering.

In accordance with another embodiment that is  
35 preferably combined with the embodiment described above, the OFETs are arranged in the NAND or NOR gate in such a manner that the connection sides are respectively opposite one another. To this end, in the NAND and/or NOR gate, two or more OFETs are

respectively parallel (two or more u-shaped channels next to one another in the NOR gate) or are interleaved in one another (two or more u-shaped channels inside one another in the NAND gate). In this case, the  
5 connecting lines and/or the inputs and outputs are respectively preferably situated in the region between the connection sides.

In accordance with another embodiment, the gate  
10 electrode additionally covers a small part of the source or drain electrode in addition to covering the entire channel. In this case, the current channel is completely covered and, in addition, at least one other part of one or both of the first electrodes is covered,  
15 this additionally covered part having a width in the range from 0 to 20  $\mu\text{m}$  and having a length in the range of the length of the current channel. The width of the covered part depends on the alignment accuracy of the production technology and is in the range from a few (0  
20 to 8)  $\mu\text{m}$  to approximately 20  $\mu\text{m}$ , preferably 1 to 5  $\mu\text{m}$ .

In accordance with one embodiment, holes or interruptions which reduce leakage currents between the OFETs are provided in the semiconductor layer. These  
25 holes are preferably situated between the connection sides. These subsequently produced holes or interruptions are used to reduce leakage currents which are produced as a result of unintentional background doping or contamination of the semiconductor layer that  
30 is typically unpatterned and covers the entire chip.

Another different embodiment provides for use to be made of a through-contact, which is additionally connected to the output of the inverter, instead of an  
35 electrical connection that is sometimes required between the gate electrode and the drain electrode of a load OFET. This makes it possible to dispense with at least one through-contact. One through-contact is typically required for the gate-drain connection of the

load FET and another is required at the inverter output for the connection to the following inverter/logic gate; these two through-contacts can be joined the suitable layout.

5

In accordance with another embodiment, in the event of an electrical connection between the gate electrode and the source electrode of a drive OFET being required for the circuit, the through-contact is preferably formed in such a manner that it extends as far as one or both sides of the OFET. As a result, a plurality of cascaded inverters, NAND gates or NOR gates have a joint through-contact.

15 The layout described here affords a number of advantages:

Faster integrated circuits: optimum use of the area for the organic electrodes and the very short connecting lines result in low series resistances and thus higher switching speeds. The shortness of the connecting lines, the reduction in the number of interconnect crossings required and minimization of the gate electrode considerably reduce the parasitic capacitance, thus likewise significantly increasing the switching speed.

More stable circuits and lower power consumption as a result of minimizing the leakage currents: the leakage currents are minimized, on the one hand, by the arrangement of the electrodes and, on the other hand, by the holes in the semiconductor layer. The arrangement of the electrodes completely suppresses leakage currents between various inverters and NAND or NOR gates since adjacent electrodes are respectively at the same electrical potential (supply voltage or ground), which, in turn, results from the fact that an OFET electrode surrounds and shields the respective other electrode with the exception of one side or

location. By way of example, in figure 2a), the electrode 5 is at ground, electrode 1 is at the supply voltage and two directly adjacent inverters (lying one above the other in the figure) then come into contact only with electrodes which are at the same potential (cf. figure 5 as well).

In addition, leakage currents within an inverter or gate are prevented by means of holes in the semiconductor layer. Virtually no leakage current can thus flow between the output 11 and the electrode 1 in figure 2b), for example.

According to the invention, circuits can be designed in a considerably easier manner: the inverters and the logic gates can be assembled in a modular manner without having to comply with spacings. In addition, the channel geometries (channel length and width) can be scaled easily without changing the external shape of the OFETs. Finally, the space required by the circuit is smaller and the entire available area can therefore be advantageously used. Finally, joining through-contacts reduces the number thereof (cf. figure 5).

The invention will also be explained in more detail below with reference to individual embodiments:

figure 1 shows two layouts for an OFET;

figure 2 shows two layouts for an inverter;

figure 3 shows one layout for a two-input NOR gate;

figure 4 shows one layout for a two-input NAND gate;  
and

figure 5 shows one layout for a five-stage ring oscillator.

Figure 1 shows an OFET having a first electrode 1 (source or drain) and a second electrode 2 (drain or source), the first electrode 1 surrounding the second electrode 2 with the exception of one side or on three  
5 of four sides. Only the connection side 4 of the OFET remains, the first electrode 1 not surrounding the second electrode 2 on said connection side.

Figure 1a) shows the simplest embodiment, in which a U-shaped current channel (OFET channel 3) is formed, and  
10 figure 1b) shows a somewhat more elaborate embodiment, in which a meandering OFET channel 3 is formed.

Figure 2 shows two layouts for an inverter:  
15

There are, in principle, two possible ways of connecting an inverter and these are distinguished by the manner in which the gate electrodes of the load OFET are connected. Both variants can be expediently  
20 used in circuits. The layouts shown in figure 2 are embodiments of the invention in accordance with these two variants.

Figure 2a) shows an inverter having a load OFET at the  
25 output: the inverter comprises two OFETs, the load OFET and the drive OFET. The source electrode 1 of the load OFET surrounds the drain electrode 2 of the load OFET on three sides and an OFET channel 3, which is covered by the gate electrode 13 of the load OFET, is produced,  
30 another part of the source electrode 1 and of the drain electrode 2 of the load OFET also being concomitantly covered. In addition, the gate electrode 13 is connected not only to the source electrode 2 but also to the output 11 and to the source electrode 7 of the  
35 drive OFET via the through-contact 10. The gate electrode 8 of the drive OFET covers the channel 6 of the drive OFET and is connected to the input 12. The drain electrode 5 of the drive OFET surrounds the source electrode 7 and thus defines the channel 6. The

holes or interruptions 9 in the semiconductor layer are situated between the load and drive OFETs and prevent leakage currents. The supply voltage is applied to electrode 1 and electrode 5 is at ground. These two  
5 electrodes surround virtually the entire inverter and thereby shield it from other components. When changing over the inverter, only the potential of electrode 2 or 7 changes, said electrodes being connected to one another and being situated in the interior of the  
10 inverter.

The electrical connection, which, depending on the circuit, is required between the gate electrode 13 and the drain electrode 2 of the load OFET, is implemented  
15 using a through-contact 10 that is additionally connected to the output 11.

The example of an inverter shown in figure 2b) has the load OFET gate at the supply voltage. The design is  
20 analogous to that from figure 2a). In contrast to 2a), the gate electrode 13 is connected, in this case, to the source electrode 1 by means of the through-contact 10a and not, as in 2a), to the through-contact 10a to the output 11. The through-contact 10b is elongated as  
25 far as the edge of electrode 1, thus having the advantage that inverters which are located next to one another can jointly use the through-contact.

If an electrical connection between the gate electrode  
30 13 and the source electrode 1 of an OFET is required for the circuit, the through-contact is preferably formed in such a manner that it extends as far as the sides of the OFET. As a result, a plurality of cascaded inverters, NAND gates or NOR gates have a joint  
35 through-contact.

Figure 3 shows one layout for a two-input NOR gate: the layout essentially corresponds to that of the inverter from figure 2b) with the difference that two drive

OFETs are connected in parallel. The second drive OFET comprises the source electrode 14 and has a joint drain electrode 5 with the first drive OFET. The gate electrode 15 of the drive OFET is connected to the  
5 second input 12b of the NOR gate. The entire NOR gate is shielded by the two electrodes 1 and 5 which are at the supply voltage or ground.

Figure 4 shows a two-input NAND gate. The NAND layout  
10 likewise essentially corresponds to the inverter from figure 2b) with the difference that two drive OFETs are connected in series. The second drive OFET is surrounded by the first on three sides. The source electrode 7 of the first drive OFET is simultaneously  
15 the drain electrode of the second drive OFET. The source electrode 14 determines the channel 16 of the second drive OFET and is covered by the gate electrode 15, which is connected to the second input 12a. In this layout too, there is shielding by the electrodes 1 and  
20 5.

Finally, figure 5 shows a five-stage ring oscillator comprising five inverters which are designed as shown in figure 2b. The inverters are arranged in such a  
25 manner that, in the center, a joint through-contact 10 (10b) can be used for all of the inverters. In addition, the inverters are arranged in such a manner that they butt against one another directly, this only being possible as a result of the layout according to  
30 the invention. The inverters are connected at the ends by means of the connecting lines 17 and the holes or interruptions in the semiconductor 9 are also continued between the connecting lines in order to prevent leakage currents. The output 11 of the ring oscillator  
35 branches off at a connecting line 17.

Figure 5 impressively shows how circuit layouts are efficiently produced with the aid of the invention. In particular, lines are replaced, in this case, with



direct contact, thus leading to a higher switching speed, for example.

5 The invention relates to an organic field effect transistor (OFET) and/or to an organically based integrated circuit having a high switching frequency. Joining the two ends of the current channel results in compact and fast circuit layouts.